天津大学《数字电子技术》课件08_激励与仿真(二).pptVIP

1ModelSimByLi.Xinghua Email:Li.xinghua@126.com

2CreateNewProject放大

3CreateNewProject

4CreateNewFile

5CreateNewFile

6StructuralDescription(1/2)moduleadd(co,s,a,b,ci);inputa,b,ci;//portdeclarationsoutputco,s;wiren1,n2,n3;xor(n1,a,b);xor(s,n1,c);nand(n2,a,b);nand(n3,n1,c);nand(co,n3,n2);endmoduleFull_Adder

7StructuralDescription(2/2)moduleadder(a,b,cin,sum,cout);input[3:0]a,b;//portdeclarationsinputcin;output[3:0]sum;outputcout;wire[2:0]c;adda0(c[0],sum[0],a[0],b[0],cin);adda1(c[1],sum[1],a[1],b[1],c[0]);adda2(c[2],sum[2],a[2],b[2],c[1]);adda3(cout,sum[3],a[3],b[3],c[2]);endmodule

8Behavioraldescriptionmoduleadder(a,b,cin,sum,cout);input [5:0] a,b;input cin;output [5:0] sum;output cout;assign{cout,sum}=a+b+cin;endmodule

9AddExistingFile

10AddExistingFile

11AddExistingFile放大

12Compile放大

13Compile

14Compile

15Simulate

16Simulate放大

17Simulate

18Simulate

19Simulate

20Simulate放大

21VerilogModuleResponseGenerationStimulusandControlVerilogModuleTestBench