L2 Silicon Track TriggerD0 Trigger Workshop.pptVIP

下载本文档

5
0
约5.6千字
约 27页
2017-04-09 发布于江苏
举报
版权申诉

L2 Silicon Track TriggerD0 Trigger Workshop.ppt

1、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

L2 Silicon Track TriggerD0 Trigger Workshop

L2 Silicon Track TriggerD0 Trigger Workshop22 April 2002 Ulrich Heintz Boston University People and Institutions Boston University Ulrich Heintz, Meenakshi Narain Evgeny Popkov, Lars Sonnenschein, Jodi Wittlin Kevin Black, Sarosh Fatakia, Lorenzo Feligioni, Alex Zabi Eric Hazen, Bill Earle, Shouxiang Wu Columbia University Hal Evans Georg Steinbrück Tulika Bose An Qi Florida State University Horst Wahl, Todd Adams, Sue Blessing, Stephen Linn, Harrison Prosper Bill Lee, Sylvia Tentinto-Repond Reginald Perry, Arvindh Lalam, Shweta Lolage SUNY Stony Brook John Hobbs Wendy Taylor Huishi Dong Chuck Pancake, Bonnie Smart, Jane Wu STT Functionality Include SMT data in track trigger Only available at level 2 Use level 1 tracks as seeds for roads Search for SMT hits in roads Perform fit to SMT + CFT hits Conceptual Design L1CTT?tracks in CFT Define road in SMT Select SMT hits in roads Fit trajectory to L1CTT+SMT hits. Measure pT, impact parameter, azimuth Send results to L2 Pass L1CTT information to L2 Send SMT clusters to L3 Motherboard 9Ux400mm VME board SCL mezzanine card (FRC) Up to 6 link boards Logic card Buffer controller Dedicated lines SCL?logic card VTM?logic card 3 PCI busses (32bit/33MHz) Link boards?logic card Buffer controller?logic card Universe II bridge PCI bus to VME bus Motherboard Link Transmitter/Receiver Boards PCMIP standard 3 LVDS serial links 24 bits @ 66 MHz 16 data bits Single bit error correction Multibit error detection 1012 bits w/o error 256k buffer design complete Fiber Road Card SCL Receive 128 bits every 132 ns Fan out L1_QUAL, L1_TURN, L1_BX L1CTT data Receive 1.5 Gbit/s glink ? VTM Fan out manage L3 buffers control allocation/deallocation of L3 buffers send readout requests to VBD send monitoring requests to CPU arbitrate VME bus FRC Buffer controller FRC Silicon Trigger Card Strip reader Cluster finder Hit filter SMT L1CTT Road LUT SCL L3 L3 TFC via serial link from FRC via serial link control logic 31 30 29 28 27 26 25 24 23 22