Efficient gate delay modeling for large interconnect loads.pdfVIP

下载本文档

2
0
约3.45万字
约 19页
2017-04-11 发布于江苏
举报
版权申诉

Efficient gate delay modeling for large interconnect loads.pdf

1、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

Efficient gate delay modeling for large interconnect loads

Ecient Gate Delay Modeling for Large Interconnect Loads Andrew B. Kahng and Sudhakar MudduUCLA Computer Science Department, Los Angeles, CA 90095-1596 USAabk@cs.ucla.edu, sudhakar@cs.ucla.eduAbstractWith fast switching speeds and large interconnect trees (MCMs), the resistance and inductance ofinterconnect has a dominant impact on logic gate delay. In this paper, we propose a new modelfor distributed RC and RLC interconnects to estimate the driving point admittance at the outputof a CMOS gate. Using this model we are able to compute the gate delay eciently, within 25%of SPICE-computed delays. Our parameters depend only on total interconnect tree resistanceand capacitance at the output of the gate. Previous \eective load capacitance methods [7, 9],applicable only for distributed RC interconnects, are based on model parameters obtained via arecursive admittance moment computation. Our model should be useful for iterative optimizationof performance-driven routing or for estimation of gate delay and rise times in high-level synthesis.Keywords: gate delay, reduced-order models, driving point admittance, eective capacitance,interconnect modeling1 IntroductionAs the feature size of integrated circuits decreases, gate delays decrease and interconnect delaysincrease. The overall logic-stage delay consists of a gate delay component plus an interconnectdelay component. Previously, the gate delay component could be estimated by modeling theentire interconnect tree at the gate output as a simple lumped capacitance. Now, with increasedinterconnect resistance and larger interconnect trees, the lumped capacitance approximation re-sults in pessimistic delay and rise time calculations. Accurate estimation of gate delay and risetime closely depends on the model for the driving point admittance of a load interconnect treeat the output of a gate.Furthermore, with interconnect delays dominating overall path delays for current integratedcircuits, algorithms for synthesis and layo