- 1、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
DSP + FPGA Supervisory Communications Infrastructure.ppt
m-haney@uiuc.edu 22aug01 DSP + FPGA Supervisory Communications Infrastructure with possible implications/applications 22 Aug 2001 M. Haney, University of Illinois Pixel (Muon) Trigger Supervisor Monitor (P/M)TSM Control Functions: Initialization sets the maximum bandwidth necessary can not take all day... Command Parsing and Distribution to subordinates, from RunControl Error Response autonomous, “local” (regional) not to be confused with higher-level driven Error Handling, which appear as “Commands” (P/M)TSM (continued) Monitor Functions Error Message Collection and Reporting organized, formatted, sent higher up Hardware and Software Status not unlike Error Messages... Status and Data Histogramming utilizes remaining (P/M)TSM system bandwidth Close-up: FPGA Close-up: DSP Factoids ARCNet 2.5 Mbps, 255 nodes (max), 500 byte packets (max), broadcast capability, “easy” TMS320C67x DSP ~70 Kbyte internal RAM, ~1200 MIP fixed/floating point TMS320C64x DSP ~1 Mbyte internal RAM, ~3x faster… fixed point only More Factoids Host Port Interface (TI DSP only) almost-direct access into the DSP peek, poke uses DMA (like) resources… (concept not unique to TI) DMA crossing data in Buffered Serial Port(s) opinions out; dual, ~75Mbps (C6x) DSP/BIOS (Texas Instruments) based on SPOX “the oldest DSP RTOS…” scalable real-time kernel small footprint ( 2Kw) preemptive multithreading scheduling (tasks, soft/hard interrupts) synchronization (between tasks, interrupts) hardware abstraction extensible DSP/BIOS (continued) real-time analysis real-time instrumentation explicit API calls (controllably) implicit, at context changes host-target communications statistics gathering same as above host data channels binds kernel I/O objects to host files RTDX - Real Time Data Exchange utilizes JTAG chain (and emulation bits) target (kernel) component moves messages to/from DSP/BIOS queues from/to JTAG-accessible buffer “real time” target to host (?) host component data visualization and anal
您可能关注的文档
最近下载
- 标准图集-西南18J812_室外附属工程.pdf VIP
- 居住建筑全屋智能工程技术标准.docx VIP
- 临床研究方法(山东大) 学堂在线章节测试客观题答案.docx VIP
- 磁动力发电机项目申请报告可行性研究报告.doc VIP
- 导学案005(函数的定义域和值域).doc VIP
- 2023年小升初模拟分班测数学试卷3.docx VIP
- GB T 23615.1-2017 铝合金建筑型材用隔热材料 第1部分:聚酰胺型材.docx VIP
- 建筑工地基孔肯雅热防控和应急方案.docx VIP
- [发电机]-磁动力发电机项目介绍.docx VIP
- JTT 1507-2024公路工程施工安全标志设置规范.pptx VIP
文档评论(0)