电流源和偏置电路（Current Source Bias Circuits）.pptVIP

下载本文档

107
0
约3.41千字
约 30页
2019-09-08 发布于江西
举报
版权申诉

电流源和偏置电路（Current Source Bias Circuits）.ppt

1、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

W5: Current Source Bias Circuits Insoo Kim Mixed Signal CHIP Design Lab. Department of Computer Science Engineering The Pennsylvania State University Introduction Required Features of Current Source High Rout Wide Operation Range Constant Current Source Low PVT (Process, Voltage, Temperature) Sensitivity Required Features of Bias Circuit Low Rout Low PVT Sensitivity Current Source Basic Current Source Wilson Current Mirror Cascode Current Mirror Ideal vs. Actual Current Source Simple NMOS Current Source Cascode Current Source Basic Current Mirror Wilson Current Mirror Cascode Current Mirror Wide Swing Cascode Current Mirror Bias Circuits Self Bias Circuits PTAT Bias Circuits Band gap Reference Power Supply Dependency of Current Source Self Biasing Circuit Improved Self Biasing Circuit A Simple Temperature Compensation Concept Case Study (I) – Self Bias Circuit in DRAM Case Study (II) – Self Bias Circuit in DRAM VBE Referenced CMOS Self-bias Circuit Realization of pnp BJT in CMOS Technology Vth Referenced CMOS Self-Bias Circuit Thermal Voltage Referenced CMOS Self-Bias Circuit Thermal Voltage Referenced CMOS Self-Bias Circuit CMOS Band gap Reference (cont’d) CMOS Band gap Reference Actual Implementation of CMOS Band gap Reference Design Lab. – Self Bias Circuit with Temp. Compensation Schematics Design Lab. – Self Bias Circuit with Temp. Compensation Simulation Results Design Lab. – Self Bias Circuit with Temp. Compensation Simulation Results – Temp. Compensation Design Lab. – Self Bias Circuit with Temp. Compensation Zero Temperature Coefficient Point References Joongho Choi, “CMOS analog IC Design,” IDEC Lecture Note, Mar. 1999. B. Razavi, “Design of Analog CMOS Integrated Circuits,” McGraw-Hill, 2001. Hongjun Park, “CMOS Analog Integrated Circuits Design,” Sigma Press, 1999. * Insoo Kim * Fall 2005 EE/CSE 596 Individual Study What’s the bad feature of this? What’s the bad feature of this? What’s the bad feature of this? What’s the drawback of