Programmable Logic Devices Simulation ab 1 ATE Central可编程逻辑器件模拟实验室1吃的中央.docVIP

下载本文档

3
0
约1.74万字
约 24页
2018-06-19 发布于福建
举报
版权申诉

Programmable Logic Devices Simulation ab 1 ATE Central可编程逻辑器件模拟实验室1吃的中央.doc

1、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

Programmable Logic Devices Simulation ab 1 ATE Central可编程逻辑器件模拟实验室1吃的中央

Programmable Logic Devices: Simulation Lab 1 Acknowledgements: Developed by Bassam Matar, Engineering Faculty at Chandler-Gilbert Community College, Chandler, Arizona. Funded by NSF Lab Summary: This lab will present design entry, simulation, and prototyping with tools that are provided by Xilinx? ISE 9.1i for this purpose. We will show how a complete simple design circuit of the half adder can be directly entered into Xilinx? ISE 9.1i for synthesis, post synthesis simulation and timing analysis. Also, the design and creation of Half Adder symbol will be explained. We will show the implementation of more complex designs in future labs by running them through the design flow illustrated in this lab. Lab Goal: The goal of this lab is to learn the use of using Xilinx? ISE 9.1i software by designing the circuits for a half adder its device and a 4-bits incrementer and its device. Learning Objectives Create a half adder project in Xilinx? ISE 9.1i using the free software ISE WebPACK. Use the Xilinx? ISE 9.1i Schematic Editor to enter a graphical design in Xilinx? ISE 9.1i. Compile and simulate the half adder design. Create, compile, and simulate a half adder symbol in Xilinx? ISE 9.1i Design the circuit for incrementer-4 using the half adder symbol Create, compile, and simulate an incrementer-4 symbol using Xilinx? ISE 9.1i. Use the Incrementer–4 to find Two’s complement representations. Grading Criteria: Your grade will be determined by your instructor based on completion of the above learning objectives and perform the assigned problems at the end of the lab. Time Required: 3 - 4 hours Lab Preparation Read lab 0 “How to use Xilinx ISE 9.1i” Read this document completely before you start on this experiment. Print out the laboratory experiment procedure that follows. Equipment and Materials Each team of students will need the following items as specified below. Students should work in teams of two. Test Equipment and Power Supplies Quantity The following