ABSTRACT Automating Post-Silicon Debugging and Repair.pdfVIP

ABSTRACT Automating Post-Silicon Debugging and Repair.pdf

  1. 1、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
  2. 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  3. 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
  4. 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
  5. 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们
  6. 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
  7. 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
ABSTRACT Automating Post-Silicon Debugging and Repair

Automating Post-Silicon Debugging and Repair Kai-hui Chang, Igor L. Markov, Valeria Bertacco EECS Department, University of Michigan, Ann Arbor, MI 48109-2121 {changkh, imarkov, valeria}@ ABSTRACT Modern IC designs have reached unparalleled levels of complexity, resulting in more and more bugs discovered after design tape-out However, so far only very few EDA tools for post-silicon debug- ging have been reported in the literature. In this work we develop a methodology and new algorithms to automate this debugging pro- cess. Key innovations in our technique include support for the phys- ical constraints specific to post-silicon debugging and the ability to repair functional errors through subtle modifications of an existing layout. In addition, our proposed post-silicon debugging methodol- ogy (FogClear) can repair some electrical errors while preserving functional correctness. Thus, by automating this traditionally man- ual debugging process, our contributions promise to reduce engi- neers’ debugging effort. As our empirical results show, we can automatically repair more than 70% of our benchmark designs. 1. INTRODUCTION Due to the high complexity of modern designs and the increas- ing pressure to reduce their time-to-market, errors are more likely to escape verification and are only found after a chip has been man- ufactured. Needless to say, such errors must be fixed before the In- tegrated Circuits (ICs) can be shipped to customers, making post- silicon debugging a crucial step in the design process. To this end, a recent EE Times article quotes: “post-silicon debugging is a dirty little secret that can cost $15 to $20 million and take six months to complete” [15]. Indeed, post-silicon debugging has become one of the most time-consuming part, 35% on average, of the chip de- sign cycle [2]. Given that the market window for many modern products is only a few years long, the delay caused by respins can dramatically impact revenues. Therefore, it is surprising that o

文档评论(0)

l215322 + 关注
实名认证
文档贡献者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档