Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input.pdfVIP

下载本文档

13
0
约5.25万字
约 22页
2017-04-05 发布于江苏
举报
版权申诉

Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input.pdf

1、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input

Analog Integrated Circuits and Signal Processing, 32, 257–278, 2002 ?C 2002 Kluwer Academic Publishers. Manufactured in The Netherlands. Design and Analysis of On-Chip ESD Protection Circuit with Very Low Input Capacitance for High-Precision Analog Applications MING-DOU KER, TUNG-YANG CHEN AND CHUNG-YU WU Integrated Circuits Systems Laboratory, Institute of Electronics, National Chiao-Tung University, 1001 Ta-Hsueh Road, Hsinchu, Taiwan 300, R.O.C. Tel.: (886) 3-5712121 ext. 54173, Fax: (886) 3-5715412 E-mail: mdker@ieee.org Received December 11, 1999; Revised August 31, 2000 Abstract. An ESD protection design is proposed to solve the ESD protection challenge to the analog pins for high-frequency or current-mode applications. By including an efficient power-rails clamp circuit into the analog I/O pin, the device dimension (W/L) of ESD clamp device connected to the I/O pad in the analog ESD protection circuit can be reduced to only 50/0.5 (μm/μm) in a 0.35-μm silicided CMOS process, but it can sustain the human-body-model (machine-model) ESD level of up to 6 kV (400 V). With such a smaller device dimension, the input capacitance of this analog ESD protection circuit can be significantly reduced to only ～1.0 pF (including the bond pad capacitance) for high-frequency applications. A design model to find the optimized layout dimensions and spacings on the input ESD clamp devices has been also developed to keep the total input capacitance almost constant (within 1% variation), even if the analog input signal has a dynamic range of 1 V. Key Words: electrostatic discharge (ESD), ESD protection circuit, input capacitance, analog pin 1. Introduction Electrostatic discharge (ESD) has been the main reli- ability concern on semiconductor products, especially in the scaled-down CMOS technologies [1,2]. Due to the low breakdown voltage of the thinner gate oxide in deep-submicron CMOS technologies, an efficient ESD protection circuit should be designed and placed on ev- ery input