一种低功耗逐次逼近型模数转换器的分析与设计-analysis and design of a low power successive approximation analog-to-digital converter.docx

下载文档 降价啦

21
0
约6.73万字
约 114页
2018-06-03 发布于上海
举报
版权申诉
保障服务

一种低功耗逐次逼近型模数转换器的分析与设计-analysis and design of a low power successive approximation analog-to-digital converter.docx

1、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。

一种低功耗逐次逼近型模数转换器的分析与设计-analysis and design of a low power successive approximation analog-to-digital converter

StudyandDesignofALowPowerSuccessiveApproximationRegisterADCABSTRACTSuccessiveApproximationRegisterAnalog-to-digitalconverterisacommonarchitectureformoderatetohighresolutionapplicationsrequiringthelowsamplingratesuchaslessthan5Ms/s.fortheownadvantagesofsimplestructure,smallsize,andlowpowerconsumption,itiswidelyusedinmanyapplications,forinstance,portableinstruments,peninputquantization,industrycontrolanddata/signalcollectoretc.ComparingtoFlashADC,thechipareaandnumberofcomparatorsareexponentialproportiontotheresolutionNinFlashADC,thusitrequiresmoreareaandpowerdissipation.ComparingtoPipelinedADC,PipelinedADChasarelativemorecomplicatedstructure.ComparingtoOver-samplingADC,duetothesamplingclocklimitation,Over-samplingADCusuallylimitedtomoderateorlowfrequencysuchasaudioapplications,whichrequirelowconversationspeed.Therefore,SuccessiveApproximationADCwithlowpowerconsumption,highresolutionandsmallareaprefertobeintegratedinamorecomplicatedcircuit.Inthisthesis,wedesignafullydifferentialCMOSSARADCforanammeter.ItisbasedonHuahongNEC0.35um1P4Mprocess,usingnovelChargeRedistributionarchitecture,thuscharacterizedbysmallareaandlowpower.WeanalyzeeveryfactorwhichmayaffecttheresolutionofChargeRedistributionSARADC,demonstratetheeffectwhichmaycausebyparasiticcapacitorsindetail,andproposeseveralconclusionswhichcanalsobeusedinthedesignofothertypehighresolutionSARADC.ThedesignissimulatedandlayoutwithEDAtoolsinCadence.Thesimulationresultsindicatethattheeffectiveaccuracyis13.26bitandthesamplingratecanreach294.1Ks/sunderdifferentcombinationofcornersandtemperaturerangingfrom0to120degree.Thetotalpowerconsumptionisabout6.275mW.Keywords:SuccessiveApproximationRegister,Analog-to-DigitalConverter,ChargeRedistribution,HighResolution,LowPowerconsumption目录摘要..................................................................................................................................................................IABSTRACT................................................................................