Adding_Your_Own_Peripheral汇.ppt

  1. 1、本文档共51页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
Adding_Your_Own_Peripheral汇

The Black Box Definition (BBD) file manages the file locations of optimized hardware netlist for the black-box sections of your peripheral design. The Black Box Definition (BBD) file manages the file locations of optimized hardware netlist for the black-box sections of your peripheral design. The BBD format is a Look-Up Table (LUT) chart that lists netlist files. The first line is the header of the LUT. There can be as many entries as necessary in the header to make a selection. Header entries are tailored by MPD parameters. The last column of the table must be the FILES column. The Create and Import Peripheral Wizard helps you create your own peripherals and import them into EDK-compliant repositories or Xilinx Platform Studio (XPS) projects. In the Create mode, this tool creates a number of files. Some of these files are templates that help you implement your peripheral without requiring a detailed understanding of the bus protocols, naming conventions, or the formats of special interface files required by the EDK. In the Import mode, this tool helps you create the interface files and directory structures that are necessary to make your peripheral visible to the various tools in the EDK. For this mode of operation, it is assumed that you have followed the naming conventions required by the EDK. After import, your peripheral resembles any other module available in the EDK peripherals library. The Create and Import Peripheral Wizard can also import an existing peripheral. The peripheral must be written in Verilog or VHDL and should also implement the Xilinx implementation of CoreConnect bus architecture conventions. This tool is easiest to use if you have followed the naming conventions for the ports and parameters. If not, it gives you the opportunity to establish the mapping of your ports and peripherals to the ports and peripherals in the Xilinx implementation of CoreConnect bus architecture conventions. Generally, using this functionality in conjunction wit

您可能关注的文档

文档评论(0)

liwenhua11 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

1亿VIP精品文档

相关文档