- 1、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
毕业设计(论文)外文资料翻译 院(系): 电子信息科学与技术学院 专 业: 电子信息科学与技术 姓 名: 学 号: (用外文写)外文出处: (用外文写) 附 件: 1.外文资料翻译译文2.外文原文 完成日期: 2013 年 3月 20日 STC12C5A The STC12C5A is a low-power, high-performance CMOS 8-bit microcontroller with 8K bytes of in-system programmable Flash memory. The device is manufactured using Atmel’s high-density nonvolatile memory technology and is compatible with the indus-try-standard 80C51 instruction set and pinout. The on-chip Flash allows the program memory to be reprogrammed in-system or by a conventional nonvolatile memory pro-grammer. By combining a versatile 8-bit CPU with in-system programmable Flash on a monolithic chip, the Atmel STC12C5A is a powerful microcontroller which provides a highly-flexible and cost-effective solution to many embedded control applications. The STC12C5A provides the following standard features: 8K bytes of Flash, 256 bytes of RAM, 32 I/O lines, Watchdog timer, two data pointers, three 16-bit timer/counters, a six-vector two-level interrupt architecture, a full duplex serial port, on-chip oscillator, and clock circuitry. In addition, the STC12C5A is designed with static logic for operation down to zero frequency and supports two software selectable power saving modes. The Idle Mode stops the CPU while allowing the RAM, timer/counters, serial port, and interrupt system to continue functioning. The Power-down mode saves the RAM con-tents but freezes the oscillator, disabling all other chip functions until the next interrupt or hardware reset. VCC :Supply voltage. GND :Ground. Port 0:Port 0 is an 8-bit open drain bidirectional I/O port. As an output port, each pin can sink eight TTL inputs. When 1s are written to port 0 pins, the pins can be used as high-impedance inputs. Port 0 can also be configured to be the multiplexed low-order address/data bus during accesses to external program and d
您可能关注的文档
- DO-WHILE语句的翻译程序设计(递归下降法、输出四元式).doc
- DO-WHILE语句的翻译程序设计(简单优先法,输出四元式).doc
- IF-ELSE条件语句的翻译程序设计(LL(1)法、输出四元式).doc
- JSP的技术发展历史 相关 中英对照 外文文献翻译 毕业设计论文 高质量人工翻译 原文带出处 (13).doc
- AT89C51单片机英文文献附带翻译.doc
- DOC-工业设计外文文献翻译及原文-其他专业.docx
- Cost-Management-Plan-Template翻译版.doc
- Java技术及SSH框架毕业论文中英文对照资料外文翻译文献.doc
- DOC-建筑专业外文翻译----大学校园规划的整体设计-建筑结构.doc
- jsp 计算机 外文翻译 外文文献 英文文献 Struts 一种开源MVC的实现.doc
最近下载
- 巨人 通力电梯NOVA GKE调试说明书故障代码GPN15 GVN15_GKE - 51668093D01-2022.pdf VIP
- 吕梁学院《高等数学下》2025 - 2026学年第一学期期末试卷(A卷).docx VIP
- 抖音超火看表情符号猜成语PPT.pptx VIP
- 德龙ICK6000冰淇淋机说明书.pdf
- 昂科威S用户手册.doc VIP
- DB45T12302015红树林湿地生态系统固碳能力评估技术规程.pdf VIP
- 难点详解人教版8年级数学上册《全等三角形》专项训练试题(解析卷).docx VIP
- 难点详解人教版8年级数学上册《全等三角形》专项训练练习题.docx VIP
- 铁路连续梁桥线形监控量测系统使用培训.pdf
- 麻醉危机管理情境模拟教学 .pdf VIP
文档评论(0)