177;15kV ESDProtected, HighDrive Current, Dual (177;15千伏ESDProtected,HighDrive电流、双).pdf

177;15kV ESDProtected, HighDrive Current, Dual (177;15千伏ESDProtected,HighDrive电流、双).pdf

  1. 1、本文档共20页,可阅读全部内容。
  2. 2、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。
  3. 3、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载
  4. 4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
查看更多
177;15kV ESDProtected, HighDrive Current, Dual (177;15千伏ESDProtected,HighDrive电流、双)

19-3884; Rev 2; 2/07 ±15kV ESD-Protected, High-Drive Current, Dual-/Quad-/ Octal-Level Translators with Speed-Up Circuitry General Description Features M The MAX3394E/MAX3395E/MAX3396E bidirectional ♦ ±15kV ESD Protection on I/O VCC_ Lines A level translators provide level shifting required for data X ♦ Bidirectional Level Translation Without Direction transfer in a multivoltage system. Internal slew-rate Pin enhancement circuitry features 10mA current-sink and ♦ I/O V and I/O V 10mA Sink-/15mA Source- 3 3 15mA current-source drivers to isolate capacitive loads L_ CC_ Current Capability 9 from lower current drivers. In open-drain systems, slew- rate enhancement enables fast data rates with larger ♦ Slew-Rate Enhancement Circuitry Supports pullup resistors and increased bus load capacitance. Larger Capacitive Loads or Larger External Pullup 4 Externally applied voltages, V and V , set the logic- Resistors E CC L high levels for the device. A logic-low signal on one I/O /

文档评论(0)

jiupshaieuk12 + 关注
实名认证
内容提供者

该用户很懒,什么也没介绍

版权声明书
用户编号:6212135231000003

1亿VIP精品文档

相关文档