dsp2812的adc排序器工作模式（DSP2812 ADC sorter working mode）.docVIP

下载本文档

21
0
约6.92千字
约 10页
2017-07-24 发布于河南
举报
版权申诉

dsp2812的adc排序器工作模式（DSP2812 ADC sorter working mode）.doc

1、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

dsp2812的adc排序器工作模式（DSP2812 ADC sorter working mode）

dsp2812的adc排序器工作模式（DSP2812 ADC sorter working mode） 2812ADC working model: According to the number of primary conversion channels, it can be divided into synchronous operation mode (Simultaneous, sampling) and sampling (sequential), Synchronous tracing Synchronous mode of operation: simultaneous conversion of 2 channels of the same offset in AB two groups. CIS search mode: the converter searches for the channels in the AB two group in the order defined in the sorter. Synchronous mode: SEQ1, or SEQ2, or SEQ, convert two at a time to channel conversion. Sequential operation mode: SEQ1 or SEQ2 or SEQ can only convert one channel at a time when converting to a channel. Double column sequencer and cascaded sorter Double row sequencer: SEQ1 and SEQ2 are two sorting machines. SEQ1 and SEQ2 work independently. Allows SEQ1 to work in synchronous mode, and also allows SEQ1 to work in sequential mode. The same is true of SEQ2. SEQ1 works in synchronous mode, synchronously sampling the same offset channels of ADCINA and ADCNIB, and results in Result0, Result1. Sorter SEQ1: Union ADCCHSELSEQ1_REG ADCCHSELSEQ1 Channel select sequencing; / / control 1 Union ADCCHSELSEQ2_REG ADCCHSELSEQ2; The ADCCHSELSEQ1 and ADCCHSELSEQ2 are both registers of the 16bit. Each register variable is divided into 4Section and 2 by 8section Sorter 2: Union ADCCHSELSEQ3_REG ADCCHSELSEQ3 Channel select sequencing; / / control 3 Union ADCCHSELSEQ4_REG ADCCHSELSEQ4 Channel select sequencing; / / control 4 The ADCCHSELSEQ3 and ADCCHSELSEQ4 are both 16bit register variables. Each register variable has 4 section. The sorter SEQ1 has 8 section, and the sorter SEQ2 has 8 section Numerical meaning in section: the number of analog input channels is specified in each section. The maximum channel number is: 16, so each section needs 4bit. Struct ADCCHSELSEQ1_BITS {/ / bits description Uint16 CONV00:4; / / 3:0 Conversion selection 00 Uint16 CONV01:4; / / 7:4 Conversion selection 01 Uint16 CONV02:4; / / 11:8 Conversio