- 1、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
Interconnection Networks Overview Physical Layer and Message Switching Network Topologies Metrics Deadlock Livelock Routing Layer The Messaging Layer Interconnection Networks CLUX: A Beowulf Cluster The Practical Problem Example: Embedded Devices Physical Layer and Message Switching Messaging Hierarchy The Physical Layer Data is transmitted based on a hierarchical data structuring mechanism Messages ? packets ? flits ? phits While flits and phits are fixed size, packets and data may be variable sized Flow Control Flow control digit: synchronized transfer of a unit of information Based on buffer management Asynchronous vs. synchronous flow control Flow control occurs at multiple levels message flow control physical flow control Mechanisms Credit based flow control Switching Layer Comprised of three sets of techniques switching techniques flow control buffer management Organization and operation of routers are largely determined by the switching layer Connection Oriented vs. Connectionless communication Generic Router Architecture Virtual Channels Each virtual channel is a pair of unidirectional channels Independently managed buffers multiplexed over the physical channel De-couples buffers from physical channels Originally introduced to break cyclic dependencies Improves performance through reduction of blocking delay Virtual lanes vs. virtual channels As the number of virtual channels increase, the increased channel multiplexing has two effects decrease in header delay increase in average data flit delay Impact on router performance switch complexity Circuit Switching Hardware path setup by a routing header or probe End-to-end acknowledgment initiates transfer at full hardware bandwidth Source routing vs. distributed routing System is limited by signaling rate along the circuits Packet Switching Blocking delays in circuit switching avoided in packet switched networks ? full link utilization in the presence of data Increased storage requirements at the
您可能关注的文档
- FrameStructuresforLegacy-SupportandLegacy-Support详解.ppt
- STM32F301x6STM32F301x8方案.PDF
- Geneva,Switzerland,11June2012详解.ppt
- StrategicCooperationAgreement方案.PDF
- StratixV器件中的收发器配置方案.PDF
- SuggestedSolutions方案.PDF
- GSMSecurityOverview(Part2)详解.ppt
- SunBladeX6275M2服务器模块安装指南方案.PDF
- Hardware-SoftwareCodesign软硬体共同设计详解.ppt
- SUPPLEMENTARYMATERIALSUMMARY方案.PDF
最近下载
- 全面落实安全生产安全管理ppt.pptx VIP
- 电子-PCBA生产PFMEA分析范例.xls VIP
- 广东省2025年普通高中第一次学业水平合格性考试地理试卷(含答案).docx
- 中国特色社会主义思想概论 课件 第16章 中国特色大国外交和推动构建人类命运共同体.pptx VIP
- 气体灭火系统培训课件.pptx VIP
- Power Up教材配套测试二级别U7测试卷.pdf VIP
- 自-新型环境控制器使用说明书 .doc VIP
- 高考英语:新课标高考英语考纲3500词汇表-答案.pdf VIP
- 产品年度质量回顾模板-先腾数据(ppt).docx VIP
- J16Z606-1 预制装配式钢筋混凝土排水检查井.pdf VIP
有哪些信誉好的足球投注网站
文档评论(0)