- 1、有哪些信誉好的足球投注网站(book118)网站文档一经付费(服务费),不意味着购买了该文档的版权,仅供个人/单位学习、研究之用,不得用于商业用途,未经授权,严禁复制、发行、汇编、翻译或者网络传播等,侵权必究。。
- 2、本站所有内容均由合作方或网友上传,本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺!文档内容仅供研究参考,付费前请自行鉴别。如您付费,意味着您自己接受本站规则且自行承担风险,本站不退款、不进行额外附加服务;查看《如何避免下载的几个坑》。如果您已付费下载过本站文档,您可以点击 这里二次下载。
- 3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等,请点击“版权申诉”(推荐),也可以打举报电话:400-050-0827(电话支持时间:9:00-18:30)。
- 4、该文档为VIP文档,如果想要下载,成为VIP会员后,下载免费。
- 5、成为VIP后,下载本文档将扣除1次下载权益。下载后,不支持退款、换文档。如有疑问请联系我们。
- 6、成为VIP后,您将拥有八大权益,权益包括:VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
- 7、VIP文档为合作方或网友上传,每下载1次, 网站将根据用户上传文档的质量评分、类型等,对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档
查看更多
脉宽调制PWM的VHDL实现(国外英文资料)
脉宽调制PWM的VHDL实现(国外英文资料) PWM The design of the First, the principle of experiment Pulse width modulation is a common method of motor control in industry. The basic principle is the measurement of the width of the pulse. On the implementation It is commonly used as a waiting period signal to sample the modulating signal, compare the modulation signal and the signal size of the carrier, and convert it to a digital letter of zero The size of the pulse width modulation is achieved. System description Triangular wave generator The comparator CLKData [0... 7] output figure one PWM Schematic diagram A basic PWM The generator needs a standard signal and a target signal to compare. This system describes at least one triangular wave generator and a comparator. The structure is shown in the figure. Module design 1. Triangular wave generator The triangle wave generator is essentially a counter, Under the clock signal, the counter continues to add and subtract operations In another signal logic, it is added and minus one at zero and one. This logic is reversed when the number is highest, based on this When you define the initial conditions of the circuit, you can realize the periodic triangle wave. define Reset the port RST And the clock port CLK and Output port tri_data ; Define a logical signal to add or subtract updown and Output register tri_data_temp It is. Define two in action The process Describe the process of adding and decreasing counters. When writing in a language, it is important to be aware of the selection of the initial value of the output, choosing zero or one that corresponds to the judging jump condition, otherwise It can continue to be at zero or the maximum of the triangle and cannot jump. 2. The comparator The comparator call QuatusII the MegaWizard plug-in - In the Manager The comparator in the library LPM_COMPARE set The output is more than the output VHDL Language source file It is. 3. The top engineering Capture. PNG In the top-level project, call the pre
有哪些信誉好的足球投注网站
文档评论(0)