A Fractional-N CMOS DPLL with Self-Calibration.pdf

下载文档

6
0
约1.8万字
约 7页
2017-04-13 发布于江苏
举报
版权申诉
保障服务

A Fractional-N CMOS DPLL with Self-Calibration.pdf

1、本文档共7页，可阅读全部内容。
2、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。
3、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
4、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。

A Fractional-N CMOS DPLL with Self-Calibration

第 26 卷　第 11 期 2005 年 11 月半　导　体　学　报 CHIN ESE J OURNAL OF SEMICONDUCTORS Vol. 26 　No. 11 Nov. ,2005 3 Project supported by t he National High Technology Research and Development Program of China (No. 2002AA1Z1290) 　Liu Sujuan 　female ,was born in 1978 ,PhD candidate. Her research interest s are CMOS analog and mixed integrated circuit s design. 　Yang Weiming 　male ,was born in 1969 ,PhD candidate. His research interest is RF circuit s design. 　Chen Jianxin 　male ,was born in 1946 ,professor ,advisor of PhD candidates. His research fields involve high2speed microelect ronics and inte2 grated circuit s design. 　Received 27 November 2004 ,revised manuscript received 25 J uly 2005 Ζ 2005 Chinese Institute of Elect ronics A Fractional2N CMOS DPLL with Self2Calibration 3 Liu Sujuan 1 , Yang Weiming 1 , Chen Jianxin 1 , Cai Liming 2 , and Xu Dongsheng 2 (1 O ptoelect ronics L aboratory , Bei j ing Universit y of Technology , Bei j i ng 　100022 , China) (2 China I ntegrated Ci rcuit Desi gn Center , B ei j ing 　100015 , China) Abstract : A digital phase2locked loop (DPLL ) based on a new digital phase2f requency detector is p resented. The self2calibration technique is employed to acquire wide lock range ,low jitter ,and fast acquisition. The DPLL works f rom 60 to 600M Hz at a supply voltage of 118V. It also features a f ractional2N synthesizer with digital 2nd2order sig2 ma2delta noise shaping ,which can achieve a short lock time ,a high frequency resolution ,and an improved phase2noise spectrum. The DPLL has been implemented in SMIC 0118μm 118V 1P6M CMOS technology. The peak2to2peak jitter is less than 018 % of the output clock period and the lock time is less than 150 times of the reference clock period af2 ter the pre2divider. Key words : digital phase2locked loop ; phase2f requency detector ; self2calibration ; voltage controlled oscillator ; f ractional2N EEACC : 2570 CLC number : TN431 　　　Document code : A 　　　Article ID : 025324177 (2005) 1122085207 1 　Introduct