A Twisted-Bundle Layout Structure for Minimizing Inductive Coupling Noise.pdfVIP

下载本文档

4
0
约3.17万字
约 6页
2017-04-11 发布于江苏
举报
版权申诉

A Twisted-Bundle Layout Structure for Minimizing Inductive Coupling Noise.pdf

1、有哪些信誉好的足球投注网站（book118）网站文档一经付费（服务费），不意味着购买了该文档的版权，仅供个人/单位学习、研究之用，不得用于商业用途，未经授权，严禁复制、发行、汇编、翻译或者网络传播等，侵权必究。。
2、本站所有内容均由合作方或网友上传，本站不对文档的完整性、权威性及其观点立场正确性做任何保证或承诺！文档内容仅供研究参考，付费前请自行鉴别。如您付费，意味着您自己接受本站规则且自行承担风险，本站不退款、不进行额外附加服务；查看《如何避免下载的几个坑》。如果您已付费下载过本站文档，您可以点击这里二次下载。
3、如文档侵犯商业秘密、侵犯著作权、侵犯人身权等，请点击“版权申诉”（推荐），也可以打举报电话：400-050-0827(电话支持时间：9:00-18:30)。
4、该文档为VIP文档，如果想要下载，成为VIP会员后，下载免费。
5、成为VIP后，下载本文档将扣除1次下载权益。下载后，不支持退款、换文档。如有疑问请联系我们。
6、成为VIP后，您将拥有八大权益，权益包括：VIP文档下载权益、阅读免打扰、文档格式转换、高级专利检索、专属身份标志、高级客服、多端互通、版权登记。
7、VIP文档为合作方或网友上传，每下载1次，网站将根据用户上传文档的质量评分、类型等，对文档贡献者给予高额补贴、流量扶持。如果你也想贡献VIP文档。上传文档

A Twisted-Bundle Layout Structure for Minimizing Inductive Coupling Noise

A Twisted-Bundle Layout Structure for Minimizing Inductive Coupling Noise Guoan Zhong, Cheng-Kok Koh, and Kaushik Roy School of Electrical and Computer Engineering Purdue University, West Lafayette, IN 47907-1285fzhongg,chengkoh,kaushikg@ecn.purdue.edu ABSTRACT In this paper, we propose a novel twisted-bundle layout structure for minimizing inductive coupling noise. In this structure, we cre- ate several routing regions and re-order the routing of nets in each of these routing regions. The purpose is to create complementary and opposite current loops in the twisted-bundle layout structure, such that the magnetic fluxes arising from any signal net within a twisted group cancel each other in the current loop of a net of interest. The effectiveness of the twisted-bundle structure in mini- mizing coupling inductance has been verified by the application of FastHenry extraction on a 16-bit bus structure. We achieve about two orders of magnitude reduction in inductive coupling. SPICE simulations also show that the 16-bit twisted-bundle bus structure is able to maintain high signal integrity at high frequency of opera- tion. 1. INTRODUCTION Continued scaling of semiconductor technology has brought the issues of interconnect-limited designs to the forefront. The Inter- national Technology Roadmap for Semiconductor (ITRS) [1] fore- casts that as the VLSI technology advances towards giga-Hertz on- chip frequency and system-level integration on larger die size, self- and coupling-inductances are becoming dominant factors in deter- mining signal delay and signal integrity. Ref. [16] gave an extensive survey of various noise sources in circuit design. Predominantly, existing studies focused on cross- talk noise due to capacitive coupling. Due to the short range effect of capacitive coupling, techniques such as shielding, net ordering or track permutation have proved to be effective in minimizing ca- pacitive cross-talk noise [6; 17]. On the other hand, inductive effects have a