《VNC命令.docVIP

majp@login20:/work/wproject/vc0718a/verif/majp/vc0718/vrf/sim_iss/log_edsp_test_env这个目录下跑仿真。 #PRJ part setenv VC0718 /work/wproject/vc0718a/verif/majp/vc0718/ alias 718 module purge;lm vc0718a;cd $VC0718 #alias part alias ls ls -a alias lt ls -atlFr alias sou source ~/.cshrc alias dir ls -al alias cdb cd $PRJ/bin alias clr clear alias deb debussy -f file.f -ssf verilog.fsdb alias Vd bsubi Verdi -f file.f -sverilog -2001 alias ln ln -s alias up cvs up -d . alias co cvs co . alias .. cd .. alias .... cd ../.. alias ...... cd ../../../ alias du du -sk alias kill kill -9 alias term cd; xterm -fn 10X20 alias mail_attach uuencode \!* \!* | mail -s attch \!* lishujie@ alias chk_lic /public/hpccscript/chk_lic alias h history alias cdrec cd /tools/vimbin/svbin/share/record alias cdmvsim cd /tools/synopsys/mvtools-2.2.5-linux32; source archpro.tcsh; cd - alias quota /usr/lpp/mmfs/bin/mmlsquota ===================================================================== 1 15:15 718 2 15:15 cd /work/wproject/vc0718a/verif/tunj/vc0718/ 3 15:15 ls 4 15:15 718 5 15:15 cdv 6 15:15 cd sim_iss 7 15:15 ls 8 15:16 cp /work/wproject/vc0718a/verif/tunj/vc0718/vrf/sim_iss/718_batc h_file_tnj 718_batch_file_tnj 9 15:16 ls 10 15:16 vi 718_batch_file_tnj 11 15:16 .. 12 15:16 ls 13 15:18 cp /work/wproject/vc0718a/verif/tunj/vc0718/vrf/tc/edsp tc/edsp -rf 14 15:18 cp /work/wproject/vc0718a/verif/tunj/vc0718/vrf/rc/gpio rc/gpio -rf 15 15:18 ls 16 15:18 cd sim_is 17 15:18 cd sim_iss 18 15:18 ls 19 15:18 vi 718_batch_file_ 20 15:18 ls 21 15:18 vi 718_batch_file_tnj 22 15:19 run_sim -iss -armc ../tc/edsp/tc_edsp.c -sv ../rc/gpio/gpio_basic.sv -DEF GPIO_VRF ARM_ISS MUT VRF SW_END_SIM FSDB DSP_VRF EDSP_VRF -dump_scope_file dump_scope.txt -com_opts -debug_pp +nospecify -sim_opts +wave_ti